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In this work we present silicon process compatible, stable and reliable (> 108cycles), high non-
linearity ratio at half-read voltage (> 5 × 105), high speed (< 60ns) low operating voltage (< 2V )
back-to-back Schottky diodes. Materials choice of electrode, thickness of semiconductor layer and
doping level are investigated by numerical simulation, experiments and current-voltage equations to
give a general design consideration when back-to-back Schottky diodes are used as selector device
for Resistive Random Access Memory(RRAM) arrays.
Resistive Random Access Memory (RRAM) is an
emerging technology for future non-volatile memories
(NVMs) because of fast write and read speed, low op-
erating voltage, excellent scalability, very high density
(4F2) if using crossbar array architecture, with poten-
tial for three-dimensional integration. RRAM can be
essential building block of neuromorphic copmuting.[1–
9] However, RRAM crossbar arrays usually suffer from
leakage current due to undesired sneak paths when se-
lecting RRAM cells. As array size increases, more sneak
paths can form in arrays thus it deteriorates read margin
required to distinguish high and low resistance states.
This needs to be addressed before moving on for any
applications to large-scale RRAM arrays.[10, 11] Non-
linear (NL) devices in with RRAM cells which can pro-
vide very low current series through unselected cells while
pass enough current to selected cells are highly desir-
able for realizing large scale RRAM arrays.This structure
is usually called as one-selector-one-resistor (1S1R)[12–
16]. Compared to another structure, one-transistor-one-
resistor (1T1R)[17], the benefit of 1S1R over 1T1R is
that there is no area overhead for universal leakage-
current-limiting devices, and making RRAM capable to
build memory arrays with higher density than flash mem-
ory. Besides, the NL device must be Back-End-Of-Line
(BEOL) compatible because most RRAM processes are
currently integrated in BEOL. In this paper, we present
highly NL, fast, robust, has low operating voltage, suf-
ficient current density, good scalability, it uses a simple
fabrication processes symmetric back-to-back Schottky
diodes by metal-semiconductor-metal(MSM) structure.
We also discuss impacts of material choices and device
geometry on performance of MSM diode by numerical
simulation, Schottky diode current characteristics and
experimental results.
We performed simulations of Sentaurus to evaluate the
feasibility of MSM diode as selector device for future
RRAM crossbar arrays. We’re interested in correlation
between performance metrics of selector device and phys-
ical properties of MSM diode. In our simulation setup, we
chose metal work function to match experimental values
of Schottky barrier height values reported in literature
which means we take Fermi-level pinning into account.
We assume the dominant current transport mechanism
in this ultra-thin MSM diode to be thermionic emission,
recombination and tunneling. The doping concentration
is assumed to be n-type doped (1013cm−3). DC charac-
teristics in Fig.1(a) with different thickness for Schottky
barrier height of 0.66eV, which is close to experimental
values of titanium of silicon barrier[18, 19]. We see a
thickness dependence on current density and NL ratio.
The definition of NL ratio in this paper follows half-read
scheme which is widely used in many memory systems.
The NL ratio is defined as the current density ratio of
1 MA/cm2 and the current at half of voltage where cur-
rent density reaches 1 MA/cm2. As thickness increases,
NL ratio decreases. This is probably because the volt-
age region where current grows exponentially is delayed
by higher resistance in the diode, and higher series resis-
tance in thicker film also affects effective voltage drop in
diode at higher current region. This makes I-V charac-
teristics of thicker diodes deviate from ideal exponential
curve at lower current compared to thinner diodes, thus
NL ratio in thicker film is lower. The relation between
Schottky barrier height and current density in Fig.1(b)
agrees well with simple Schottky diode model. In our
simulation, we found out the high doping concentration
adversely affects NL ratio. This is intuitive since CMOS
technology has been using highly doped source and drain
to achieve ohmic contact, which contradict with our pur-
pose to reach high NL ratio. We will discuss more details
about current characteristics of MSM diode later, and the
effect of Schottky barrier height in current characteristics
of MSM diode is similar to simple Schottky diode. Higher
Schottky barrier height results in lower current density
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2FIG. 1. (a) DC I-V characteristics from two-dimensional numerical simulation by Sentaurus from Synopsys Inc.. Two orange
dash lines represent voltage values calculated for NL ratio. The choice of 1MA/cm2 is based on matching current density of
RRAM devices. (b) I-V characteristics on Schottky barrier height dependence. Note that non-linear step size of simulation
caused I-V curves to show having a small hysteresis at low bias during positive polarity sweep, which is an artifact. (c) NL
ratio extracted from Fig.1(a)(b).
near zero bias. One important design consideration of se-
lector device is to have both high NL ratio and high cur-
rent density at low voltage. Hence, based on the above
simulation results, the desired MSM diode should have
thin thickness of semiconductor layer (less than 14nm),
low doping concentration and appropriate Schottky bar-
rier height to give decent current density while keeping
good NL ratio.
After optimizing the design by numerical simulation,
devices were fabricated on a n-type Si (111) substrate
with 300 nm plasma-enhanced chemical vapor deposition
(PECVD) grown silicon dioxide on the top as an isolation
layer. 80nm bottom electrode (BE) was formed by elec-
tron beam evaporation at 273K. 10nm to 20nm semicon-
ductor layer was deposited on the top of BE by PECVD
at 250◦C without ex-situ annealing.The growth condi-
tion and parameters are referred to Moravej et al.[20], to
aim to grow nanoscale hydrogenated amorphous silicon
thin film. Then 80nm top electrode (TE) were formed by
electron beam evaporation of titanium at 273K. Devices
were patterned as crossbar with variant device perime-
ters from 300nm to 10µm by electron beam lithography.
Electric measurements were taken by Agilent Semicon-
ductor Parameter Analyzer B1500 and Lakeshore CRX-
VF Probe Station. Pulse measurement was carried out
by Agilent B1525 Pulse Generator Unit. Devices were
measured by applying voltage to the TE while the BE
is grounded. The equivalent circuit diagram in Fig2.(a)
illustrates series resistance in MSM diode. The design of
the crossbar is targeted to minimize impacts on parasitic
components when doing pulse measurements. It can be
seen in Fig.2(b) metal lines are tapered to reduce para-
sitic capacitance. The overlap area of BE and TE defines
the area of MSM diode.
Fig.3(a) compares experimental DC I-V characteris-
tics of Ti−aSi−Ti for different thickness of silicon layer.
The effect of series resistance in 20nm amorphous Si
MSM diode can be observed in the region highlighted
by dashed circle. Ti−aSi−Ti has higher current density
than Ni−aSi−Ni at the same thickness of amorphous sil-
icon in Fig.3(b), which implies amorphous silicon is un-
intentionally doped with n-type impurities. For n-type
silicon, nickle tends to pin closer to valence band of sili-
con while titanium is pinned at midgap. Thus we observe
lower current density in Ni−aSi−Ni. NL ratio in Fig.3(c)
agrees well with Fig.1(c), which also indicates series re-
sistance plays an important role when designing high cur-
rent density selector. The inset of Fig.3(c) shows linear
scale plot of current density. It is obvious that there
is asymmetry of current density between each polarity
for titanium and nickel MSM diodes. Amorphous silicon
and electrodes weren’t deposited in the same instrument
or same vacuum environment. So this causes inevitable
interface difference between two Schottky diodes. To ex-
tract Schottky diode parameters from I-V characteristics
of MSM diode, we need to start with simple Schottky
diode current characteristics and combine with some as-
sumptions to derive an insightful current equation for
MSM diode device. Later we will point out when ideal-
ity factor larger than 1, MSM diode also demonstrates
asymmetric I-V curve. Overall, experimental results are
in good agreement with simulation prediction except of
lower current density, probably because in simulation
some materials-related parameters such as effective mass,
recombination coefficients, and bandgap are not an very
accurately known for amorphous silicon.
We want to understand current-voltage characteristics
of MSM diode so that we can extract fundamental param-
eters such as Schottky barrier height and ideality factor
by fitting experimental I-V curves. The band diagram
in Fig.2(a) indicates that MSM diode can be considered
to be back-to-back Schottky diodes. The current-voltage
equation of a simple Schottky diode is in the following
3FIG. 2. (a) shows band diagrams at equilibrium and forward bias on D1. The equivalent circuit diagram was shown at forward
bias on D1. Series resistance is labeled as RS .φb1 and φb2 represents Schottky barrier height at D1 and D2. Fig 2(b) shows
cartoon illustration of cross-sectional view of device. The green arrow indicates the effective area of device.
form:
J = JS exp (
qV
ηkT
) (1)
Js is reverse saturation current of Schottky diode:
Js = A ∗ T 2 exp (qφ
0
b
kT
) (2)
where A is Richardson constant, T is temperature and k
is Boltzmann constant. The voltage drops in two Schot-
tky diodes are V1 and V2 and voltage across MSM diode is
VMSM = V1 + V2. We can also write J1 = −J2 from cur-
rent continuity. Based on these two conditions we can
write current-voltage equation as in Nouchiet al. and
Naganoet al.[21, 22]:
JMSM =
2JS1JS2 sinh(
qVMSM
2ηkT )
JS1 exp (
qVMSM
2ηkT ) + JS2 exp (
−qVMSM
2ηkT )
(3)
The equation above can be further simplified if Schottky
barrier height of diode 1 and diode 2 are symmetric:
JMSM = JS tanh(
qVMSM
2ηkT
) (4)
However, the current obtained from (4) reaches sat-
uration at very low bias; this is contradicting to re-
ported experimental results[23, 24] and our experimental
data. Note that (4) doesn’t consider image-force lower-
ing. Image-force lowering is based on image charges in
metal layer induced by charges in semiconductor layer
near metal-semiconductor interface. Image charges es-
tablish an electric field along metal-semiconductor inter-
face and Schottky barrier height becomes voltage depen-
dent:
φb1(V1) = φ
0
b1 + qV1(1−
1
η
) (5)
φb2(V2) = φ
0
b2 + qV2(1−
1
η
) (6)
where φ0b is Schottky barrier height under zero bias and η
is ideality factor. Assuming voltage drop in MSM diode is
mostly on diode 2 since diode 1 is forward bias in Fig.2(a),
we have VMSM ≈ V2. We also assume (5) equals to
(6) because of symmetric MSM structure, then we can
rewrite (1):
J = JS sinh(
qVMSM
2kT
) exp (
qVMSM
2kT
) exp (
−qVMSM
ηkT
)
(7)
With Eq.(7) we can evaluate Schottky barrier height and
ideality factor in MSM diodes and discuss the impacts on
performance matrices of selector device.Fig.3(d) shows
fitting by (7) on 10nm Ti−aSi−Ti and Ni−aSi−Ni MSM
diode. The Schottky barrier height between titanium
and amorphous silicon extracted by curve fitting with
Eq.(7) is ≈ 0.79eV , and the Schottky barrier height be-
tween nickle and amorphous silicon is about 0.86eV .Note
that the bandgap of hydrogenated amorphous silicon is
around 1.6-1.8eV .Titanium is usually pinned at midgap
at silicon interface and nickel is usually pinned closer to
valence band of silicon, so the barrier height values ex-
tracted from Fig3.(d) are what we expect. The ideality
factor extracted from Fig.3(d) are 1.18 and 1.36 for ti-
tanium and nickel respectively. Eq.(7) implies that non-
ideal ideality factor can be attributed to unequal current
density in MSM diode. The magnitude of current den-
sity difference between each polarity is sensitive to ide-
ality factor. As mentioned in the previous section, two
Schottky diodes might have slightly different interfaces
with silicon. This might cause slightly different Schot-
tky barrier height and thus contribute to asymmetric I-
V characteristics. Although there is asymmetric current
density for the same voltage when applying different po-
4FIG. 3. (a) shows semilog plot of I-V characteristics of different thickness Ti−aSi−Ti diodes. The dashed circle is where
series resistance effect becomes prominent. (b) shows I-V characteristics of Ti−aSi−Ti and Ni−aSi−Ni with 10nm amorphous
silicon.(c) compares NL ratio between Ti−aSi−Ti and Ni−aSi−Ni at different thickness. The inset of (c) is linear scale I-V
characteristics of (b). (d) shows I-V curve fitting by using (7). (7) fits well at intermediate bias where series resistance effect
was low and thermionic emission is dominant.
larity, the ratio of current density asymmetry is less than
one order, as seen in Fig.3(c). The voltage difference to
reach 1MA/cm2 is only 0.1V for different voltage polarity
for both Ti−aSi−Ti and Ni−aSi−Ni MSM diode. This
will not impact the operation of selector device, but the
effect of non-ideal MSM diode and interface properties
should be taken into account when applying the selector
device in RRAM arrays.
We performed transient analysis to test the speed of
Ti−aSi−Ti device. The test setup is shown in Fig4.(a).
We did impedance matching for the source to ensure the
actual voltage drop in device under test (DUT) was cor-
rect and we normalized the current scale measured at os-
cilloscope because input channel impedance was 50 ohm
but the impedance through DUT was a few thousands
ohm. It can be seen that in Fig4.(b) MSM diode can
response to 60ns pulse without any notable delay or dis-
tortion of signal. The current overshoot was only 25%
higher than the mean current level during pulses. The
result of transient anaylsis is reasonable because the dom-
inant current transport in MSM diode is thermionic emis-
sion. This makes MSM diode favorable over pn junction
diode which is based on minority carrier injection.
MSM diode also shows excellent reliability as poten-
tial selector device. Fig.5(a) illustrates cycle test scheme
of MSM diode. This is very similar to the test scheme
of RRAM device since selector devices need to be inte-
grated with RRAM cells. After each set or reset pulse,
DC read at read voltage or half read voltage was per-
formed to record the value of resistance. Fig.5(b) shows
MSM diodes survived after 108 cycles without any no-
table degradation. Besides, MSM diodes demonstrated
very good DC stress test, as seen in Fig.5(c) at half-read
voltage over 103 seconds. These test results validate that
our MSM diode is very robust and a suitable candidate
of selector device.
In summary, a fast, reliable, high NL ratio, low operat-
ing voltage with large current density MSM diode based
5FIG. 4. (a) Pulse measurement setup and impedance at each stage.The pulse generator has an output impedence of 50 ohm,
and input channel impedance of oscilloscope is 50 ohm as well. Fig4.(b) shows the transient current response of DUT. black
curve and arrow is input pulse generated by source and blue curve and arrow is current response of MSM diode. The device
dimension is 300nm by 300nm crossbar.
FIG. 5. (a) Test scheme of cycle test. Fig.5(b) shows cycle test of 108 cycles. Fig.5(c) shows DC stress test at 0.9V for 1000
seconds.
selector device is presented in this paper. The current-
voltage characteristics of symmetric MSM diode is also
derived to extract Schottky barrier height between metal
and amorphous silicon and ideality factor. The current
density asymmetry at a given voltage between each po-
larity is due to non-ideal MSM diode and different inter-
face properties at each diode. The performance of MSM
diodes could be improved if we use a narrower bandgap
semiconductor or choose lower Schottky barrier height
metal but one needs to consider fabrication feasibility
and reliability of selector device. Here, we present an
idea of designing MSM diode to meet requirements for
selector device.
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